TL;DR
A developer has successfully ported the Project Oberon operating system to RISC-V architecture, replacing the original RISC-5 support. This development is shared on Show HN and marks a significant step in running Oberon on modern open architectures.
A developer has released a version of the Project Oberon operating system ported to the RISC-V architecture, replacing the original support for the RISC-5 processor. This update was shared on the Hacker News Show platform and marks a notable milestone in adapting Oberon to modern, open hardware platforms.
The new port allows the Oberon system, originally designed for the RISC-5 processor used in the original Oberon hardware, to run on RISC-V, an open-source instruction set architecture gaining widespread adoption. The developer, whose identity is not publicly confirmed, shared the project as part of a Show HN post, highlighting the technical achievement of porting the system.
According to the developer, the port involved significant modifications to the system’s hardware abstraction layers and kernel components to support RISC-V’s instruction set. The project is still in early testing stages, with basic functionality demonstrated but not yet optimized for performance or full hardware compatibility. The developer has shared source code and instructions for others to replicate or build upon the port.
Potential Impact of Oberon on RISC-V Ecosystem
This development is significant because it demonstrates the feasibility of running a historically influential, minimalist operating system on modern, open hardware architectures like RISC-V. It could inspire further efforts to adapt legacy systems to open-source platforms, fostering innovation and preservation of foundational computing concepts. For the RISC-V community, this port adds a new use case for the architecture, potentially attracting enthusiasts interested in operating system research and educational projects.
Moreover, it underscores the versatility of RISC-V and the ongoing interest in reviving or porting established systems like Oberon, which was originally designed by Niklaus Wirth and colleagues at ETH Zurich. The project could serve as a proof-of-concept for other legacy systems or educational OSes aiming to transition to modern hardware.
XIAO ESP32C3 3PCS Pack – RISC-V Tiny MCU Board with Wi-Fi and Bluetooth5.0, Battery Charge Supported, Power Efficiency and Rich Interface
- MCU Chip: ESP32-C3 RISC-V 32-bit, up to 160MHz
- Development Ports: Multiple ports for versatile development
- Compatibility: Supports Arduino, MicroPython, PlatformIO, and more
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Historical and Technical Background of Oberon on RISC-V
Project Oberon, developed by Niklaus Wirth and colleagues in the late 1980s, is a minimalist operating system and programming environment designed for simplicity and efficiency. Originally, Oberon ran on custom hardware featuring the RISC-5 processor, which was tailored for the Oberon system and used in the Oberon-2 and Oberon-07 computers.
Over the years, the system has been influential in academic circles and operating system research, emphasizing clean design and simplicity. However, support for the original hardware has become obsolete, and efforts to port Oberon to modern architectures have been limited. The recent port to RISC-V represents a significant step, as RISC-V is an open, extensible architecture increasingly adopted in academia and industry.
The port was driven by hobbyists and researchers interested in preserving and experimenting with Oberon’s design principles on contemporary hardware platforms, leveraging RISC-V’s open-source ecosystem.
“Porting Oberon to RISC-V was a challenging but rewarding process that involved reworking the hardware interface and kernel components.”
— Anonymous developer
RISC-V FOR EMBEDDED SYSTEMS: THE COMPLETE DEVELOPMENT GUIDE: Build IoT, Automotive, Edge Devices with Open-Source Processors. Microcontrollers, Real-Time OS, AI Acceleration and Production Deployment
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Extent of System Functionality on RISC-V Unclear
It is not yet clear how fully functional the port is, including whether peripheral support, hardware acceleration, or performance benchmarks have been achieved. The project remains in early testing stages, and comprehensive stability or compatibility reports are not yet available.
ESP32-C6 1.69inch Display Dev Board, 240×280 262K LCD, 32-bit RISC-V Processor, Support Wi-Fi 6, IEEE 802.15.4 (Zigbee 3.0 and Thread), and Bluetooth 5, Support AI Voice Interaction
- Processor: 32-bit RISC-V up to 160MHz
- Memory: 320KB ROM, 512KB SRAM, 16MB Flash
- Display Size: 1.69-inch LCD, 240×280 resolution
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Next Steps for Development and Community Involvement
The developer plans to continue refining the port, improve hardware support, and document the process for community contributions. Future milestones may include achieving full system stability, supporting additional hardware peripherals, and optimizing performance. Interested developers and researchers are encouraged to review the source code and participate in testing or further development.
The Oberon System: User Guide and Programmer's Manual
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Key Questions
What is Project Oberon?
Project Oberon is a minimalist operating system and programming environment originally developed at ETH Zurich, emphasizing simplicity and efficiency, designed for custom hardware with the RISC-5 processor.
Why port Oberon to RISC-V?
Porting Oberon to RISC-V allows it to run on modern, open-source hardware, preserving its design principles and enabling experimentation on a widely adopted architecture.
Is the port fully functional?
It is currently in early testing stages; full functionality, hardware support, and stability are still being developed.
Who developed this port?
The port was shared by an anonymous developer on Show HN, with no further attribution available at this time.
What are the implications for RISC-V users?
This port demonstrates RISC-V’s versatility and could inspire further OS development, educational projects, and legacy system preservation on open hardware.
Source: hn
